

Fig. 2




Fig. 3




Fig. 4




Fig. 5

TEST DATA \ TIME	t 1	t 2
BIT 0	1	0
BIT 1	1	0
BIT 2	1	0
BIT 3	1	0

Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11

TEST DATA \ TIME	t 1	t 2
BIT 0	1	0
BIT 1	0	1
BIT 2	1	0
BIT 3	0	1

Fig. 12




Fig. 13




Fig. 14




Fig. 15(a)

	t 1	t 2	t 3	t 4
BIT 0	0	1	0	1
BIT 1	0	1	0	1
BIT 2	0	1	0	1
BIT 3	0	1	0	1
BIT 4	1	0	1	0
BIT 5	1	0	1	0
BIT 6	1	0	1	0
BIT 7	1	0	1	0

Fig. 15(b)

	t 5	t 6	t 7	t 8
BIT 0	0	1	0	1
BIT 1	0	1	0	1
BIT 2	1	0	1	0
BIT 3	1	0	1	0
BIT 4	0	1	0	1
BIT 5	0	1	0	1
BIT 6	1	0	1	0
BIT 7	1	0	1	0

Fig. 15(c)

	t 9	t 10	t 11	t 12
BIT 0	0	1	0	1
BIT 1	1	0	1	0
BIT 2	0	1	0	1
BIT 3	1	0	1	0
BIT 4	0	1	0	1
BIT 5	1	0	1	0
BIT 6	0	1	0	1
BIT 7	1	0	1	0

Fig. 16

TEST DATA \ TIME	TIME		
	t 1	t 2	t 3
BIT 0	0	1	0
BIT 1	0	1	0
BIT 2	0	1	0
BIT 3	0	1	0

Fig. 17(a)




Fig. 17(b)




Fig. 18




Fig. 19




Fig. 20





Fig. 21






Fig. 23

TIME TEST DATA	t 1	t 2
BIT 0	1	0
BIT 1	1	0
BIT 2	1	0
BIT 3	1	0
PATH CONTROL	1	1

Fig. 24

TIME TEST DATA	t 1	t 2
BIT 0	1	0
BIT 1	1	0
BIT 2	1	0
BIT 3	1	0
PATH CONTROL	0	0

Fig. 25
Prior Art




Fig. 26
Prior Art

